This paper presents a 10-Gb/s backplane transmitter with a finite impulse response (FIR) pre-emphasis equalizer to suppress inter-symbol-interference (ISI) at data centers and transition edges simultaneously. The design concepts are discussed. Circuits in 0.13µm IBM CMOS technologies are given. Comparison with conventional data center oriented equalizer and transition edge oriented equalizer are carried out on a 40-inch FR4 differential backplane.
INTRODUCTION
The demand for higher data rates and integration in modern communications equipment has increased the transmission rate over electrical backplanes to gigabits per second (Gb/s) or even tens of gigabits per second [1] . The legacy electrical backplanes however do not provide enough bandwidth to support applications in such high data rates. As a consequence, information sent via legacy electrical backplanes cannot be recovered without proper equalization and clock and data recovery (CDR) techniques. In highspeed electrical backplane transceivers timing information is commonly derived from zero-crossing points or transition edges. A clock recovery circuit uses the timing information to generate a replicated clock. This clock usually samples the received waveforms at a half baud period away from the transition edges to recover data. Transmitter (TX) FIR preemphasis equalizers are extensively used in high-speed electrical backplane transceivers because they are suitable for implementation in CMOS technologies and they are independent on the receiver (RX) CDR.
A properly designed CDR is able to tolerate a certain amount of jitter. However, there is an ultimate limit for the jitter tolerance of any CDR. The limit is that at high frequencies the peak-to-peak jitter tolerance is smaller than 1 baud period. This jitter tolerance includes random jitters and deterministic jitters. ISI belongs to deterministic jitters. Therefore, the jitter tolerance to other jitters decreases if ISI increases. Transceivers with data center oriented equalizers usually leave a significant amount of ISI at transition edges for highly lossy or highly dispersive backplane applications, which greatly reduces the jitter tolerance to random jitters and other deterministic jitters. This problem leads to the proposal of edge equalizers [2] . Duobinary signaling has the effect of edge equalization and it generally requires less high frequency boost than data center oriented equalization. Therefore, it has been intensively studied in some recent research papers [3] . Although edge equalizers suppress ISI at transition edges, they leave a significant amount of ISI at data centers. Therefore, edge equalization also has its own weakness. First, we must digitize the received waveforms into 3 levels instead of 2 levels, which deteriorates the signal-to-noise-ratio (SNR) if the gain of duobinary against NRZ data center oriented equalization (conventional equalization) is not larger than 1.5 [4] . Second, compared with conventional equalization, the slopes of transition edges of duobinary suffer much more variations. Some transition edges are so slow that they become very sensitive to jitter. Therefore, solutions to suppress ISI at data centers and transition edges simultaneously may be desirable. This paper describes a solution to suppress ISI at data centers and transition edges simultaneously. The design concepts are discussed in section 2. Circuits in 0.13µm IBM CMOS technologies are given in section 3. Comparison with conventional data center oriented equalizer and transition edge oriented equalizer are shown in section 4. Conclusion is made in section 5. Fig.1 (a) shows a representative eyediagram given by a data center oriented equalizer. The eyediagram has a significant amount of ISI at transition edges. Fig.1 (b) shows a representative eyediagram given by a transition edge oriented equalizer. It contains a significant amount of ISI at data centers and at a half baud period away from the data centers. However, the ISI at a half baud period away from the data centers is controllable. In addition, the ISI is insignificant if there is a transition. However, the dotted lines in Fig.2 (b) show the slopes of transition edges are very different. The slow transition edges are susceptible to jitter.
DESIGN CONCEPTS
To reduce the transition edge jitter and the slow slopes' susceptibility to jitter, it is desirable to suppress ISI at data centers and transition edges simultaneously. To achieve this target, we need to look into the system architecture and analytical model of a backplane transceiver with a FIR preemphasis equalizer. Fig.2 shows the block diagram of a popular backplane transceiver and Fig.3 shows an analytical model of the transceiver [5] . The received continuous-time waveform y(t) can be written as:
If the channel response h(t) is designed as equation (2), there should be no ISI at data centers and transition edges.
Equation (2) is the famous raised-cosine response when performing discrete-time Fourier transform to it, which is:
Ω is the normalized frequency relative to baud rate. It is clear that this response requires at least 2X oversampling. Since data source a{k} is sampled at baud rate (or 1X), we should perform interpolation to it. The simplest explicit interpolation method is to insert a "0" in between two adjacent source data to double the symbol rate. The data source a{k} is expressed with symbol ±1. The interpolated sequence has exactly the same spectrum as the original data. However, this method results in ternary input data instead of binary data. An implicit interpolation method uses 0.5T delay cells. This method uses binary input data only, which greatly simplifies the CMOS circuit implementation.
However, this method results in a smaller vertical eyeopening at the receiver side. This can be proven from the systematic architectures of the two methods which are shown in Fig.4 (a) and Fig.4 (b) . The received signals of backplane transceivers using transmitter shown in Fig.4.(a) is expressed as:
where f 1 (t) is a hold function for 1 baud period, and b(t) is the impulse response of the backplane. The Fourier transform of equation (4) is: 
where f 2 (t) is a hold function for 0.5 baud period, and a'(k) is the interpolated input data. The Fourier transform of equation (6) is:
In the pass-band, F 2 (ω) has larger magnitude at high frequencies than F 1 (ω). The magnitude of F 2 (ω) is already 1.4 times the magnitude of F 1 (ω) at the frequency of a half the baud rate. Therefore, the FIR pre-emphasis of Fig.4(b) will have less high frequency boost than that of Fig.4.(a) . The transmitter's output power is limited by the maximum voltage swing which is usually 0.5V for low power supply 0.13µm CMOS drivers. The more high frequency boost is, the smaller amplitude of the received signal is, and the worse its SNR is. For highly lossy backplane channels, the SNR that the transmitter of Fig.4.(b) gains will overweight its circuit complexity. The following sections concentrate on design of a transmitter shown in Fig.4.(b) . This channel attenuates and spreads a 1V differential rectangular voltage pulse of 100 picoseconds wide to about 0.1V and at least 500 picoseconds wide. A transceiver will not work properly without an equalizer. A block diagram of the FIR pre-emphasis equalizer is shown in Fig.6 . The architecture of the FIR pre-emphasis equalizer is similar to that was proposed in [6] . The equalizer consists of six current-steering 2-bit output DACs, which are summed to generate the equalized output waveform. The third of these DACs creates the signal associated with the main symbol. The first and second DACs produce drives that are weighted by coefficient values and proportional to the symbols that precede the main symbol. The fourth and fifth DACs produce drives that are weighted by coefficient values and proportional to the symbols that tail the main symbol. The sixth DAC provides a drive that is weighted by a coefficient and is proportional to a symbol that may have a latency of 1.5-6 symbol intervals after the main symbol. Fig. 7 shows a schematic view of one of the 2-bit driver DACs. The DACs are simpler than the DACs proposed in [6] because we only deliver 3 levels instead of 8 levels. The output is generated by differentially controlling 2 identical pairs of current drivers (columns) which pull current from the DC power supply through the on-package 50-termination resistors. The two differential digital inputs are thermometer encoded prior to serialization and control the transistors MT1, MT1b, MT2, and MT2b. MT1 and MT2 are on and MT1b and MT2b are off when the input is "+1". MT1 and MT2 are off and MT1b and MT2b are on when the input is "-1". MT1 and MT2b are on and MT1b and MT2 are off when the input is "0". The amount of current that an on column can sink (how the coefficient value is set for the DAC) is controlled by the bias applied to the transistors named ML. Fig.7 . a block diagram of a 2-bit DAC used in the equalizer.
IMPLEMENTATION IN CMOS CIRCUITS

SIMULATION RESULTS
A 40-inch FR4 differential electrical backplane is used to realize the equalizer discussed in this paper and to compare this equalizer with data center oriented equalizer and transition edge oriented equalizer. Fig.8 shows the simulated time domain response when a 100-picosecond rectangular voltage pulse is applied to the differential backplane through two 50-ohm load resistors; and another two 50-ohm load resistors are impedance-matched at the outputs. The amplitude of the ideal input voltage source is 1-volt. The time-domain pulse response equalized by this equalizer is also shown in this figure. Obviously the un-equalized pulse response extends more than 5 baud periods (10% of the peak value), which will result unacceptable ISI. The equalized pulse response is constrained in two baud periods and has insignificant ISI. However, the amplitude of the equalized pulse response is only about 1/3 of the un-equalized pulse response, which shows an obvious effect of de-emphasis. 9 shows the eyediagram of the received waveforms of 10-Gb/s data transmission through the 40-inch differential backplane (simulated in Cadence). The eyediagram of the received waveforms equalized with a data center oriented equalizer is shown in Fig.10 (a) . The eyediagram of the received waveforms equalized with a transition edge oriented equalizer is shown in Fig.10 (b) . Fig.9 . eyediagram of the received waveforms equalized by the equalizer discussed in this paper. Seen from the eyediagrams, obviously the equalizer discussed in this paper has some advantages. First, compared with the conventional data center oriented equalizer, this method yields a larger vertical eye opening (about 80mV vs. 60mV). In addition, it has a 0.94UI horizontal eye opening compared with the conventional data center oriented equalizer's 0.67UI. The transition edge oriented equalizer has a larger vertical eye opening (about 88mV) than this equalizer and the conventional data center oriented equalizer. However, the slopes at transition edges change much more significantly than this equalizer. In fact, this equalizer yields almost a constant slope at transition edges, which makes it more resistible to jitter. Compared with the equalizer shown in Fig.4(a) which has a representative implementation in [7] , this equalizer gives an eyediagram with a thinner "eyelid" and it has a larger horizontal and vertical eye opening.
CONCLUSION
The 10-Gb/s backplane transmitter with a FIR pre-emphasis equalizer to suppress inter-symbol-interference (ISI) at data centers and transition edges simultaneously has some advantages over a transmitter with a conventional data center oriented equalizer and a transmitter with a conventional transition edge oriented equalizer. The selection of a special architecture of equalizer is usually the tradeoff of vertical eye opening, horizontal eye opening and system complexity. This equalizer shows a trade off of those merits.
